Wednesday, 7 September 2011

Sept Issue: Test Drive the Arria V Early Power Estimator--Enter to Win a Dev Kit

If you cannot read this message, please click here
Inside Edge Monthly Enewsletter
   September 2011   www.altera.com  
Monthly Spotlight

Test Drive the Arria V Early Power Estimator—Enter to Win a Dev Kit
See just how low power Arria
® V FPGAs really are. Estimate your power consumption with the new Arria V Early Power Estimator (EPE). Submit your EPE spreadsheet, and enter to win an Arria V dev kit and other prizes. Learn more from the Handbook, Pin Connection Guidelines, white paper, and webcast.
  Test Drive Arria V Early Power Estimator


FPGAs, CPLDs, and ASICs

Altera Ships World’s First 28-Gbps-Enabled FPGA
Stratix® V GT FPGAs are tailored to deliver the industry’s highest bandwidth and highest performance to 100G systems and beyond. Samples now shipping!

Stratix V FPGA Signal Integrity Development Kit Now Available

This new full-featured 28-nm kit provides a platform for measuring and evaluating transceiver link performance in high-bandwidth systems.

Webcast: Balancing Power, Performance & Cost with Arria V FPGAs
If you ever had to make the tough decision between performance and power, watch this webcast. Get insight into the Arria V FPGA architecture, the I/O and transceiver capability, and how to reduce system cost.

White Paper: Supporting Enterprise-Grade Flash Memory
Read how advances in FPGA technology support programmable state machines in a dynamic RAID architecture using enterprise-grade flash memory.

Training and Events

Learn Quartus® II Optimization Techniques from Altera Experts
Get hands-on experience in the art of design optimization with an Altera
engineer's guidance in our September 29-30 live online training.


Using the Nios II Processor—Free Online Training

Are you new to the Nios
® II processor? Invest 90 minutes in technical
training to learn key best practices for the processor and its tools.

See Altera’s Video Solutions at IBC2011, Amsterdam, Sep 9-13

See Altera’s video design methodology for processing multiple channels with up to 4K resolution, along with new A/V system integration and debug tools.


Altera in the News

MPLS-TP to provide service providers with reliable packet-based technology, EEWeb.com
Multi-Protocol Label Switching – Transport Profile (MPLS-TP) offers statistical multiplexing in a single stream of data traffic for packet-based networks.


Most Popular News from Last Issue

Video: 4 Reasons Why FPGAs Are Right for Motor Control
See how to build a scalable motor control system in an FPGA, synchronize multiple motors, control a stepper motor, and use versatile design tools—all in one kit.

 
Take Online Training

Subsribe to the Embedded Enewsletter

Sept Cartoon
Click to enlarge


To ensure that you receive future issues of the Inside Edge eNewsletter, please add announcements@altera.com to your address book.

As a subscriber to the Inside Edge, you will receive a monthly email newsletter. To unsubscribe from this newsletter or manage all of your subscriptions please visit our Email Subscription Center.


Subscribe to other Altera email updates:
  • Product Announcements & Updates
  • DSP eNewsletter
  • Embedded eNewsletter
  • Webcast & Video eNewsletter
  • Technical Updates
    Connect with Altera:

Altera Forum     Email Updates     Follow Us

Copyright © 1995-2011 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.

No comments:

Post a Comment